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ABSTRACT
Advances in silicon photonics are enabling hybrid integration of optoelectronic circuits
alongside current complementary metal-oxide-semiconductor (CMOS) technologies. To
fully exploit the capability of this integration, it is important to explore the effects of
thermal gradients on optoelectronic devices. The sensitivity of optical components to
temperature variation gives rise to design issues in silicon on insulator (SOI) optoelectronic
technology. The thermo-electric effect becomes problematic with the integration of hybrid
optoelectronic systems, where heat is generated from electrical components. Through the
thermo-optic effect, the optical signals are in turn affected and compensation is necessary.
To improve the capability of optical SOI designs, optical-wave-simulation models and
the characteristic thermal operating environment need to be integrated to ensure proper
operation.
In order to exploit the potential for compensation by virtue of resynthesis, temperature
characterization on a system level is required. Thermal characterization within the flow
of physical design automation tools for hybrid optoelectronic technology enables device
resynthesis and validation at a system level. Additionally, thermally-aware routing and
placement would be possible. A simplified abstraction will help in the active design
process, within the contemporary computer-aided design (CAD) flow when designing
optoelectronic features.
This thesis investigates an abstraction model to characterize the effect of a temperature
gradient on optoelectronic circuit operation. To make the approach scalable, reduced
order computations are desired that effectively model the effect of temperature on an
optoelectronic layout; this is achieved using an electrical analogy to heat flow. Given
an optoelectronic circuit, using a thermal resistance network to abstract thermal flow, we
compute the temperature distribution throughout the layout. Subsequently, we show how
this thermal distribution across the optoelectronic system layout can be integrated within
optoelectronic device- and system-level analysis tools.
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CHAPTER 1
INTRODUCTION
Recent breakthroughs in silicon-based integrated optics – dubbed silicon photonics –
are establishing the viability of large-scale, on-chip integration of nano-photonic devices
with electronic circuits. Such developments include, for example, demonstration of high-
speed silicon optical modulators [1, 2], silicon continuous wave lasers [3], hybrid silicon-
compatible fabrication methods for lasers [4], their use in optical links [5], among many
others [6, 7]. The semiconductor industry finds these developments particularly encour-
aging; Si-photonics offer the potential for low-latency, low-power, and high-bandwidth
interconnect solutions for on-chip communications fabric [8–11]. Hybrid integration of
optical circuits with electronic chips is enabling applications far beyond traditional roles
of optics in communications – such as optical digital logic [12, 13], quantum and reversible
computation [14–16], networks-on-chips [17], signal sensing and processing [18], etc. Corpora-
tions such as Intel, IBM, and HP are investing heavily in silicon photonics integration for
computing systems [19, 20]; also significant are the open foundry initiatives and develop-
mental programs, such as the OPSIS framework [21].
As the availability and applications of integrated optics expand, the need for auto-
mated design space exploration, optimization, and physical synthesis of integrated electro-
optical systems is also beginning to appear. For this reason, the Electronic Design Automa-
tion (EDA) community has recently begun investigations into automatic synthesis tech-
niques (problem models, abstractions, tools, and algorithms) required to fully exploit the
potential for optoelectronic integration [10, 22–25]. Our research group at the University of
Utah is also investigating design automation techniques for logic and physical synthesis
of integrated optics [12, 26–29]. As a part of the effort, this thesis investigates an abstraction
technique to characterize the effect of (externally generated) temperature gradients on the
operation of optoelectronic systems.
21.1 Motivating Scenario
Dense on-chip integration of electronic and optical circuits poses the problem of thermal-
aware design and synthesis of integrated optics. In dense, high-performance Very-Large-
Scale Integration (VLSI) applications, high-frequency switching of a large number of tran-
sistors causes large amounts of power to be dissipated on-chip. This leads to elevated
temperatures (hot-spots) on the VLSI chip, and the resulting temperature gradient can
cause timing failures, a reduction in the lifetime of the chip, and even cause material
stresses that may result in cracking of the chip [30].
Considering a three-dimensional chip stacking topology, a photonic layer is integrated
over an existing electronic design such as multi- or many core processors and cache mem-
ory (Fig. 1.1). In this case, the optical layer can be designed by way of an optical network-
on-chip (ONoC) interconnecting these processors together for parallel processing (Fig.
1.2). The underlying computational units, or cores, will generate heat resulting in sched-
uled core switching. The generated temperature gradient may cause undesired thermo-
optic effects — particularly thermal modulation of the refractive index of the material —
causing the optical layer to function incorrectly.
In the VLSI domain, temperature-aware physical design automation has received a lot
of attention [30–33]. The floorplanning, placement, and routing of VLSI modules is further
Figure 1.1: Artistic rendition of a hybrid optoelectronic processor that uses a photonic
interconnect for global routing.
3Figure 1.2: Optical routing in multicore application
augmented by interpolating thermal constraints, thereby generating a layout that will
mostly “even out” the thermal profile. Thermal analysis and thermal-aware design is also
an important part of the integrated optics design space [34, 35]. However, contemporary
techniques are applicable mostly to the discrete design of optical components, and they do
not scale to larger systems.
At a system level, it is desirable to develop thermal models (abstractions) that can be used
to characterize the effect of external temperature gradients on optical layout operation.
Such abstractions will be an essential component of synthesis tools for i) floorplanning,
placement, and routing for optical systems under external temperature gradients; and ii)
postplacement thermal-aware compensation techniques, at the system-level [17].
1.2 Problem Statement
Given a layout of an optoelectronic circuit, we assume that the circuits consist of ring
resonators, Mach-Zehnder interferometers, splitters, couplers, and waveguides where mod-
ulation is caused by free-carrier injection by employing a PIN junction surrounding the
waveguide (ring). Also given an external thermal gradient as a set of discrete temperature
4sources Ti that are placed at arbitrary locations (xi, yi) below the optical layout will be
provided. We want to compute the resulting gradient as it spreads through a photonic
layer. Knowing the temperature, we wish to determine (or estimate) optoelectronic device
functionality in the thermally effected regions.
Once determined, the impacted device’s functionality can be minimized through pas-
sive compensation. This is achieved by transforming the temperature gradient into an
average temperature within the device(s) of interest. Subsequently, this information will be
converted into a change in the refractive index (∆n). These changes in refractive index will
be related to changes in the phase of the signal, the operating bandwidth, and other metrics
such as quality factor (Q) of the resonator, free-spectral-range (FSR) of the resonator, etc.
The novelty of this technique lies in the abstraction of thermal gradients and their reduced
computational model.
Performing full-scale, coupled, 3-D, electromagnetic, and heat transfer simulations for
every design, ”thermal closure” is computationally infeasible for traditional CAD flow. A
reduced order computation will allow the active implementation in CAD flow integrated
development environments (IDEs) – Synopsys, Cadence, Mentor Graphics, etc.
It is important to contrast the need for thermal-abstraction in optical systems against the
need for high-resolution thermal modeling in VLSI chips. In VLSI, transistor performance and
metal conductivity are both temperature dependent. Given the high layout density, on-
chip VLSI thermal modeling must achieve nanometer resolutions [30]. On the other hand,
an optical chip layout is not as dense. Additionally, the device size is an order of magnitude
larger than CMOS gates — 90 - 150 nm waveguide thickness and 10 µm ring diameters are
typical device sizes in contemporary optical device libraries. Therefore, the thermal effect
modeling and characterization problems can be made scalable by deriving approximation
models – abstractions – without compromising system-level performance estimates.
Analysis is performed to determine the order complexity in the reduced model as
compared to full-simulations. Order of discretization is analyzed as a feasibility study.
Work has been performed to validate the abstraction model by comparing to full-scale
simulations. Validation is important here, because abstraction models should reduce order
complexity; however, they must remain accurate.
This thesis is organized as follows: Chapter 2 covers previous work and explains the
5novelty of the research. Chapter 3 describes the technical background necessary for a gen-
eral understanding of heat transfer, refractive index, optical field propagation in waveg-
uides, optical devices, the finite difference method, and the Alternating Direction Implicit
(ADI) tridiagonal matrix algorithm for solving these types of problems. Chapter 4 covers
the research involved in creating the proposed abstraction model, an implementation of
this model on an optical layout, and a generalized algorithm. Additionally, Chapter 4
covers the validity of the model as compared to full-scale simulation and discusses our
results. Chapter 5 details how we can use this abstraction model in device-level synthesis.
Chapter 6 describes future research plans related to this work and concludes this thesis.
CHAPTER 2
LITERATURE REVIEW
The main focus of the investigation presented in this thesis is geared toward architec-
tural exploration for photonic interconnection networks in multicore processor systems
[8–10, 17, 23, 25]. At the functional/logic-design level, there have been investigations into
the use of optical components as building-blocks, connected by waveguides, to design
optical computing systems [12, 26, 36, 37]. Specialized computing applications such as
quantum and reversible computing in the optical domain are also being investigated [14, 16].
High-level synthesis, using technology-mapping, provided with a library of optical device
building-blocks has also been presented [22]. The focus of these works is on architectural
and functional analysis and optimization; physical design and fabrication details are beyond
the scope of such works.
At the much lower (physical) level, [24] demonstrates a full-custom layout of photonic
structures using a commercial CMOS-based layout editor (Cadence Design Systems Vir-
tuoso). Waveguide curves are discretized at a fine level into rectangular geometry, en-
abling waveguides to be represented in a format that traditional foundries accept. This
methodology is significant in that it provides a building-block pathway for producing
foundry-ready layouts and masks for non-Manhattan device geometries (i.e. rings, arcs,
waveguide curvature). However, “design automation” is essentially absent, and the de-
sign must be conceived of and optimized manually. Similarly, most of the commercially
available Photonics CAD suites (i.e. RSoft [38], Lumerical [39], etc.) provide a framework
for physical device design, analysis, and finite-difference time-domain (FDTD) simulation
engines for performance analysis of optical design components. However, automated
techniques for design space exploration during physical synthesis – automated floorplan-
ning, placement, waveguide routing while optimizing for physical parameters such as ther-
mal effects, insertion-loss, bend-loss, phase coherence issues, etc. – are not available.
7The inherent capability to estimate thermal gradients and the incorporation of their
impact as a design constraint has not been explored for optical design. Integration of
these design constraints is necessary to provide reliable system integration. However,
incorporating these thermal-aware design constraints into the contemporary CAD flow
may require integration at multiple levels of design.
2.1 Challenges in CMOS Nanophotonics
Silicon is the mainstay of the semiconductor industry. The ease of manufacturing for
semiconductors in well-characterized silicon-based processes, and steady improvements
in performance and density at each process node, makes CMOS-based technology the
dominant computing manufacturing technology. For the same reasons, attempts are also
made to develop silicon-based integrated optics – silicon photonics – for hybrid integration.
Researchers from both industry and academia are studying the application of inte-
grated optics into CMOS-based manufacturing for a way to combat the scaling limitations
of Moore’s Law [40]. One problematic aspect of hybrid integration [41] is the sensitivity
of the index-of-refraction to temperature variations in the primary CMOS optical guiding
material – silicon. As we know, integrated electronics are often designed around their
thermal constraints [42] to “even out” thermal densities over the area of a chip.
The promise of monolithic integration of photonic networks in silicon-based processes
opens the door to a great number of opportunities in system design. Optics, once an
exclusively telecom technology, is now able to leverage advanced processes in fabrication
and integration [43]. This change enables far greater flexibility and complexity in design,
and the ability for designers to investigate novel methods for utilizing optics in systems.
Investigations have been made into optical digital signal processing [44], sensing, and
even computing frameworks that can leverage optics in ways that would have been cost-
prohibitive. In essence, we are now seeing a convergence of computation and communications.
Already a number of architectures have been proposed for connecting systems via opti-
cal interconnect networks [9, 45], including as separate layers in 3D topologies [46–50].
However, when hybrid integration occurs, electrically generated gradients are what can
be problematic in these proposed multilayered 3D topologies.
What is lacking is an overall infrastructure incorporating temperature as a design con-
8straint in the CAD flow of system integration using advanced methodologies. Advanced
methodologies exist for the characterization of electrical systems based on internal heat
generation due to high-powered and fast-switching devices [51]. However, these methods
do not provide the flexibility to model any variations on these problems. Generally, mod-
eling heat diffusion from an external gradient is of interest. Furthermore, we want to know
how heat diffuses through the multiple layers in a optoelectronic layout – this problem has
not manifested itself as a focal point until now.
2.2 Thermal Analysis of Optical Systems
At the device level, analysis of thermal effects on waveguides [34, 35] has been studied
and acknowledges that temperature can dramatically effect the optical performance of in-
terferometric devices such as Mach-Zehnder interferometers and ring resonators in terms
of power, absorption, and phase. Athermal and/or thermally-tuned design of modulators
[52, 53] is well studied in literature. [52] proposed an athermal micro-ring resonator that
can operate at 22± 1 C. [53] claims to demonstrate interoperability of devices over a wide
temperature range of 80 degrees. However, these topics have not been explored fully at
the system level – particularly, their integration into design flow.
The work of [17] takes a step in this direction; however, it proposes an operating
system-level thermal-aware scheduling algorithm for managing traffic though an optical-
NoC. Robust scheduling algorithms are indeed remarkable; however, they are not only in-
creasing power consumption but would be compensating at a steady-state. Reduced-order
steady-state thermal modeling and passive compensation techniques are not a subject of
these works but may prove useful when used together with techniques such as [17].
Textbooks, such as [54], acknowledge the fact that temperature is a modulating factor
of optical devices. However, they do not acknowledge that external gradients will intro-
duce strain on device- and system-level performance. Other textbooks, such as [55], do
acknowledge this fact, but still the topics have not been fully explored at a system design
level.
92.3 Routing and Placement in VLSI
Computation of thermal gradients on VLSI chips, with nanometer scale resolution, has
been addressed by the EDA community [56, 57]. These techniques are generally based on
finite-element, finite-difference, and Green function-based methods. Thermal-aware syn-
thesis techniques make use of these algorithms for module placement [30, 33, 58], routing
[32], and also for thermal-via placement [59] for heat dissipation in VLSI chips.
Force-directed placement has been explored in electronic VLSI [33, 58]. Here thermal
forces are incorporated into the objective function of quadratic programming-based op-
timization. This may prove to be a useful formulation for the placement using thermal
forces of optical devices. Non-Force-Directed methods have been implemented as well
[30]. A Non-Force-Directed method incorporates temperature into a Simulated Annealing
algorithm which may also be useful in the optical domain.
Routing and placement algorithms for optical devices and networks have been ex-
plored in contemporary literature [25, 60]. GLOW [25], a stand-alone router, incorporates a
local temperature variation profile as a constraint in a channel assignment problem using
integer linear programming. However, there is no mention of how to compute a thermal
variation profile nor does it change depending on the routing. PROTON [60], an auto-
matic place-and-route tool specific to optical NoCs, implements a quadratic program to
estimate waveguide crossings using probability estimation. Once placed, a modified Lee’s
Algorithm is used for the routing with predefined penalty factors allowing waveguide
crossings when necessary.
The problem that we address is somewhat different than the ones addressed in the
above works. We wish to derive an abstraction model to estimate the effect of an external
thermal gradient on the operation of an optical layout. To the best of our knowledge, this




This chapter covers the fundamental concepts involved in optical device designs, gov-
erning functions of optical wave propagation and properties of dielectric materials, heat-
diffusion, and the finite-difference method and the ADI tridiagonal matrix algorithm. These
theories will be described in enough detail to guide the reader through the material re-
quired for a general understanding of the characteristics of optical signals.
3.1 Optics, Optical Devices, and Properties
Transmitting optical beams through dielectric conduits is known as guided-wave op-
tics. Initially developed to provide long-distance light transmission without the necessity
of using relay lenses, this technology has matured to the level of integration using the
standard CMOS processes of fabrication. Integrated optics is the technology of combining,
on a single substrate (”chip”), various optical devices and components useful for generat-
ing, focusing, splitting, combining, isolating, polarizing, coupling, switching, modulating,
and detecting light [61]. Optical waveguides, or interconnects, provide the links among
these components. Integrated optics has miniaturized optics in much the same way that
integrated circuits have served to miniaturize electronics.
3.1.1 Interconnects
The mechanism for guiding light in photonic waveguides is total internal reflection
(TIR). TIR is the phenomenon where light is completely reflected at a dielectric interface
without the help of reflective coatings. The key requirement for TIR is that the light must
be incident on a dielectric interface from a high index of refraction side. Thus an optical
waveguide must consist of a layer of high index of refraction dielectric surrounded by
material with a lower index of refraction.










Figure 3.1: Three commonly used waveguide geometries
high index material will be totally-internally-reflected at the upper and lower interfaces of
a waveguide structure if the angle of incidence at the interface exceeds the critical angle.
However, the essential idea behind the optical waveguide is that light is trapped in a high
index media through TIR, but changes to the refractive index will alter the behavior of the
light (Eqn. (3.27)).
3.1.2 Wave Optics
Silicon photonics concepts are not very different from the electromagnetics used in
electronics. Information still travels by means of waves and is governed by variations
of the electromagnetic wave equation.
Consider the symmetric planar waveguide shown in Fig. 3.1. Maxwell’s equations can
be written in terms of the refractive index ni=1,2 of the three layers and by assuming that
the material of each layer is nonmagnetic and isotropic, i.e. µ = µ0 and e is a scalar, we
have:
∇× E = −µ0 ∂H
∂t
(3.1)




∇ · E = 0 (3.3)
∇ ·H = 0 (3.4)
To obtain the above equations from the generalized Maxwell’s equations, the following
substitutions were made:
D = eE = n2eoE (3.5)
B = µoH (3.6)
J = 0 (3.7)
ρ = 0 (3.8)
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If we apply the curl operator to Eqn. (3.1), we get:




where Eqn. (3.2) has been used to eliminate H. To simplify further we can use the following
vector identity.
∇×∇×A = ∇ · (∇ ·A)−∇2A (3.10)
where A is an arbitrary vector field. Using Eqn. (3.3) and (3.10), Eqn. (3.9) an be simplified
to:




Writing the above equation in phasor notation (assuming a time-harmonic field of the form
e−jωt), we obtain:
∇2E + k2on2i E = 0 (3.12)
which is the three-dimensional vector wave equation for a uniform dielectric with refrac-




The electric field vector E in Eqn. (3.13) is a phasor quantity, which is complex and has
both a magnitude and a phase. In addition, E is in general a function of space coordinates
x, y, z and angular frequency ω. E is independent of time since the time dependence has
been removed by the phasor transformation.
We may simplify Eqn. (3.12) by assuming that the structure is uniform in the y-direction
(Fig. 3.1) and extends to infinity in the y-direction. This allows us to assume that the field
E is also uniform in this direction. Thus ∂∂y is replaced by zero. If we further assume a z
dependence of the form ejβz, with β as the longitudinal propagation constant, Eqn. (3.12)





i − β2)E = 0 (3.14)
The above equation is known as the Helmholtz Equation. In this case, E is a function of x
only and the equation is a second order ordinary differential equation. The propagation
constant β can be expressed as:
β = kone f f (3.15)
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where ne f f is called the effective index. The field of a planar waveguide is in general a
superposition of Transverse Electric (TE) polarized field and Transverse Magnetic (TM)
polarized field. The field components of the two polarizations are Hx, Ey, and Hz for
TE-polarized waves and Ex, Hy, and Ez for TM-polarized waves.
3.1.3 Ring Resonators
Optical ring resonators are wavelength filtering devices with a notch-filter-type re-
sponse curve centered around a resonant wavelength. These devices rely on a resonance
condition, which causes light within the ring to destructively interfere with light on the
coupling waveguides. Alternatively, with two straight waveguides coupled to a single
ring, a ring resonator can be used to couple specific wavelengths into or out of a waveguide
in a 2x2-switch type operation. Consider the ring resonator structure depicted in Fig. 3.2a,
where a ring of radius r is coupled to a straight waveguide. The coupler is assumed to
be symmetrical, and also lossless, implying that the coupling coefficient K is related to the
transmission coefficient t by: K2 + t2 = 1. The ring has an overall length of L = 2pir, and
round-trip loss coefficient α.
A functional model (block diagram) for the ring resonator structure is depicted in 3.2b.
The electric field amplitude Eb2 is the sum of the input electric field Ea1 coupled into the
ring with coefficient K, and the round-trip feedback of the ring Ea2 coupled back into the
ring with coefficient t. Likewise, Eb1 is the sum of the t-coupled input signal Ea1 and the
(a) Ring resonator (b) Block diagram
Figure 3.2: Structure of an optical ring resonator
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Eb1 = tEa1 − jKEa2 (3.18)
where φ = βL is the phase produced by the round-trip traversal of the ring from b2 to a2.
The −j factor attached to K is the result of coupling from one waveguide to another: the
latter signal always lags the former by a 90◦ phase shift.





∣∣∣∣2 = α2 + |t|2 − 2α|t| cos φ1 + α2|t|2 − 2α|t| cos φ (3.19)
The value of Eqn. (3.19) drops to zero (0) when two conditions are met:
1. critical coupling, and
2. the resonance condition
The resonance condition that constrains the round trip of the ring is defined as:
φ = βL = 2pim (3.20)
where m is an integer. The dependence of φ on β implies that resonance is wavelength and




L = 2pim → ne f f L = mλ0 (3.21)
where ne f f is the effective index of the waveguide and λ0 is the freespace wavelength of
light.
Ring resonators also have a free spectral range (FSR), the ∆λ between resonance peaks
depicted in Fig. 3.3b. More formally, the FSR is defined as: FSR = λ
2
0
ng L where ng is the
dispersion-dependent group index of the waveguide: ng = ne f f − λ ∂ne f f∂λ . For more details,
the reader is referred to [62].
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(a) Modulation and demultiplexing/detection (b) Channel wavelengths within the FSR of a
WDM ring-resonator
Figure 3.3: Function of an optical ring resonator
3.2 Steady-State Heat Conduction
The heat transfer equation can be derived from the general form of heat diffusion (Eqn.
(3.22)) to formulate the relationship between change in refractive index and temperature




where αT is the thermal diffusivity and T is the temperature at a given point.
Now to apply the variables of the materials that will be used to represent the thermal





where Cp is the heat capacity at constant pressure, ρ is the density of the material, and k is
the thermal conductivity of material.





− k∇2T = 0 (3.24)
Eqn. (3.24) represents a system with no sources or absorption (sink) of heat. Over time,
this system will find equilibrium (i.e. exhibit distributive cooling). Once a heat source or




− k∇2T = Q (3.25)
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where Q is a heat source or sink.
3.2.1 Thermal Dependency
Now to take this one step further, there is a relationship between temperature and
refractive index as shown below in Eqn. (3.26).
n = n0 − α(T) · (300K− T) (3.26)
where α(T) is the thermo-optic coefficient as a function of temperature, αSi ≈ 1.86× 10−4,
and 0.62× 10−5 ≤ αSiO2 ≤ 1.28× 10−5.
As we can see, there is a clear relationship between the heat transfer equation, Eqn.
(3.25), and the dependence of refractive index on temperature. The optical electromagnetic
wave equation, Eqn. (3.14) shows the nature of refractive index dependence on signal
propagation. Now, the three equations discussed, Eqns. (3.25), (3.26), and (3.14), are all
coupled together forming a complex system for any numerical solver in electromagnetics
to handle.
As a thermal gradient is distributed through a material, the refractive index directly












where ∆φ is the phase shift induced, λ is the wavelength of light, ∆ne f f is the change in the
effective refractive index, Lh is the length of region exposed to heat, and ∆T is the change
in temperature.
A major challenge to on-chip ring-resonator integration is their extreme sensitivity to
refractive index changes [62]. Process and geometric variations, and also thermal effects, can
shift a ring’s resonance off its designed wavelength. Silicon-based ring-resonators are espe-
cially susceptible to temperature-induced changes in refractive index (n) due to silicon’s
large thermo-optic coefficient of dn/dT = 1.86× 10−4/◦K. Resonance shifts of 0.1nm/◦K
have been reported, causing high bit-error-rates (BERs) for a δT of a few degrees [64]. In
systems such as those depicted in Fig. 1.1, thermal gradients pose significant operational
challenges. Fig. 3.4 depicts what a thermal gradient would look like if it were present
under an optical design. We can see that a temperature around some of the rings can
penetrate into the ring structure and potentially deem the ring(s) inoperable.
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Figure 3.4: On-chip heat sources creating thermal gradients across an optical substrate
3.3 Thermal Gradient Computation
There are many situations where obtaining an exact solution of a partial differential
equation (PDE) is not possible and we have to resort to approximations in which the
infinite set of values in the continuous solution is represented by a finite set of values
referred to as the discrete solution.
Modeling these discrete processes is based on a variety of numerical methods among
which finite difference method (FDM) and finite element method (FEM) are the most pop-
ular. It is often believed that FEM is superior compared to other methods since it can accu-
rately follow material interfaces. This is widely used in engineering when deformation of
complex isolated objects is modeled. However, in general there are particular advantages
of using FEM. This is mainly related to the necessity of capturing large deformations
of complex viscous, elastomer, and/or plastic materials with strong lateral variations of
physical properties and to the absence of constant predefined material interfaces.
In contrast to FEMs that are quite complex to study and implement, FDMs are both
simple and powerful. They offer possibilities to model a wide range of complex natural
processes with numerical approaches that are easy to understand and implement in com-
puter programming. We seek both making rapid progress and obtaining strong numerical
modeling background – therefore, FDM is a better choice. So for the implementation of our
abstraction model, we have chosen to use an FDM to implement our nondynamic system
of constant predefined material interfaces, boundaries, and coefficients.
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3.3.1 Finite Difference Method
The idea of solving differential ordered problems with analytical solutions is limited to
highly simplified problems in simple geometries. A better way to model these problems is
to exploit the idea that an ”approximate” solution is usually more accurate that the ”exact”
solution of a crude mathematics problem. This is the result of the degree of difficulty to
formulate the problem exactly as it is. The numerical methods for solving differential
equations are based on replacing the differential equations by algebraic equations.
The principle of finite difference methods is close to the numerical schemes used to
solve ordinary differential equations. It consists of approximating the differential operator
by replacing the derivatives in the equation using differential quotients. The domain is
partitioned in space and in time and approximations of the solution are computed at the
space or time points. The error between the numerical solution and the exact solution
is determined by the error that is committed by going from a differential operator to a
difference operator. This error is known as the discretization error or truncation error. The
term truncation error reflects the fact that a finite part of a Taylor series is used in the
approximation [65].
For the sake of simplicity, we shall consider the one-dimensional case only. The main
concept behind any finite difference scheme is related to the definition of the derivative of
a smooth function u at a point x ∈ R:
u′(x) = lim
h→0
u(x + h)− u(x)
h
and to the fact that when h tends to 0 (without vanishing), the quotient on the right-hand
side provides a ”good” approximation of the derivative. In other words, h should be
sufficiently small to get a good approximation. It remains to indicate what exactly is a
good approximation, in what sense. Actually, the approximation is good when the error
committed in this approximation (i.e. when replacing the derivative by the differential
quotient) tends toward zero when h tends to zero. If the function u is sufficiently smooth
in the neighborhood of x, it is possible to quantify this error using a Taylor expansion.
3.3.2 Numerical Formulation
Conduction problems can be solved by finite-difference approximations to the differ-
ential equations. An equation is formulated for each node and the set of equations solved
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for the temperatures throughout the body. In formulating the equations, we can use a
resistance concept, discussed further in Chapter 4, for writing the heat transfer between
nodes. Designating our node of interest with the subscript i and the adjoining nodes with
subscript j, we have the general-conduction-node situation as shown in Fig. 3.5.






where qi is the heat flux delivered to node i by heat generation, radiation, etc. Heat flux or
thermal flux is the rate of heat energy transfer through a given surface and is measured in
W/m2. The thermal resistance (Rij) can take the form of convection boundaries, internal
conduction, etc., and Eqn. (3.28) can be set equal to some residual for a relaxation solution
or to zero for treatment with matrix and iterative methods.
Although no new information is conveyed by using a resistance formulation, designers
may find it convenient to think in these terms. When a numerical computation is to
be performed that takes into account property variations, the resistance formulation is
particularly useful. Additionally, there are many heat-transfer problems where it is con-
venient to think of convection and radiation boundary conditions in terms of the thermal
resistance they impose on the system [66]. In non-steady-state problems the term thermal
impedance is employed as a synonym for thermal resistance but incorporating a dynamic
time response. Most importantly, the thermal resistance formulation is also useful for
numerical solution of complicated three-dimensional shapes.
Figure 3.5: General conduction node
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The 7-point finite-difference discretization (Fig. 3.6) of Eqn. (3.25) can be obtained

































where ∆t, ∆x, ∆y, and ∆z are discretized steps in temporal and spatial dimensions, respec-











For steady-state analysis, the term on the left in Eqn. (3.29) can be dropped, resulting
in a linear algebra problem as can be solved by the ADI Tridiagonal Matrix Algorithm.
3.3.3 Alternating Direction Implicit Tridiagonal Matrix Algorithm
The Alternating Direction Implicit (ADI) method is a finite difference method for solv-
ing partial differential equations. The ADI method is an example of an operator splitting
method which allows the unwieldy decomposition of PDE’s into simpler subproblems
and treat them individually (i.e. separable problems).
Figure 3.6: 7-point finite-difference stencil
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The form of the PDE to be studied is:
f = auxx + auyy + auzz + su, (x, y, z) ∈ Ω (3.31)
where Ω ∈ R3 is bounded on all sides. We will also assuming mixed (Robin) boundary
conditions are applied on all of ∂Ω, although we observe that the theory can be developed
for other typical boundary conditions. Also note that a, s, and f may all be functions of
(x, y, z).
When we discretize Eqn. (3.31) with backward difference approximations, the resulting
system of linear algebraic equations take the form
Au = b (3.32)
Thus, A has the structure of a discrete Laplacian as seen in Fig. 3.7a. In block notation, the





















Now we decompose the matrix A as
A = H + V + S (3.36)
where each of the matrices on the right-hand side is n× n, and each comes from a specific
term in Eqn. (3.31). The H, V, and S matrices arise in the discretization of the x, y, and z
derivative terms, respectively. From a natural ordering of A in which the vertical index is
varied, these matrices have structures depicted in Fig. 3.7.
The tridiagonal structure of these coefficient matrices allows for efficient tridiagonal al-
gorithms that take advantage of the sparse structure. For example, the Tridiagonal Matrix
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(a) A matrix (b) H matrix
(c) V matrix (d) S matrix
Figure 3.7: FDM coefficient matrix (5× 3× 4)
Algorithm (Thomas Algorithm) is a simplified Gaussian elimination specially formulated
for the sparse structure of our coefficient matrix [67]. For such a system, the solution can




The objective of this thesis, as outlined in Chapter 1.2, is to create a reduced com-
putational model of steady-state heat conduction and apply it to optical structures to
characterize their operations. The goal is to define the diffusion of heat through the various
regions of media used in the SOI technology for optical devices effectively and efficiently.
As mentioned in Section 3.3.2, we will use an electrical analogy to represent, what can be,
fairly complicated structures.
4.1 Electrical Analogy
Using an electrical analog to heat conduction [68], we exploit the planar geometry of
the problem enabling us to reduce a full detailed 3-D model to lumped elemental layers with
similar structure.
4.1.1 Analysis in One Dimension
The analog of current I is heat flux q, and potential difference becomes temperature
difference between two points T1 − T2 as illustrated in Fig. 4.1a. This allows us to define a
term for the thermal resistivity as follows:
Rthermal =
L
A · kmaterial (4.1)
where Rthermal is the thermal resistance, L is the distance of thermal flow, A is the cross-
sectional area, and kmaterial is the thermal conductivity of the material being modeled. For
Si the value of thermal conductivity used is kSi = 149 W/(m K) [69], and for SiO2 the
value of thermal conductivity used is kSiO2 = 1.4 W/(m K) [70]. From this perspective, the
slab of SiO2 in Fig. 4.1a is represented purely as a resistance to heat conduction and we can
describe it as a linear representation in one dimension similar to that of the node voltage





































where q is the heat flux which is analogous to electric current. The concept of a thermal
resistance circuit allows ready analysis of heat flux. However, as geometries more closely
resemble the planar geometry we are likely to see, it becomes more intuitive.
The concept of a thermal resistance circuit allows ready analysis of problems such as
the layered medium problem (Figs. 4.1b and 4.1c). In the slabs shown in Fig. 4.1b, the heat
flux is constant with x. The resistances are in series and sum to R = RSiO2 + RSi + RSiO2 .
With T1 and T2 as in the previous example, the heat transfer rate (flux) is given by:
q =
T1 − T2
RSiO2 + RSi + RSiO2
(4.3)
Another example is a multilayered medium with horizontal stacking (Fig. 4.1c). In this
case, the heat transfer resistances are in parallel. Fig. 4.1c shows the physical configuration,
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the heat transfer paths, and the thermal resistance circuit. For this situation, the total heat
flux consists of the heat flow in the three parallel paths:
q =
T1 − T2
RSiO2 ‖ RSi ‖ RSiO2
(4.4)
where ‖ is the parallel resistance formula defined as Rparallel = R1 ‖ R2 = R1R2R1+R2 .
A full-scale 1-D simulation results in a temperature vs. distance plot for the aforemen-
tioned three types of analog resistance circuits as depicted in Fig. 4.2 for the respective
configurations. We confirm the linear behavior as Eqn. (4.2), (4.3), and (4.4) represent.
The types of materials and layout geometries we encounter in this investigation are
(a) Single medium
(b) Series media (c) Parallel media
Figure 4.2: Simulation results (temperature vs. distance) of equivalence thermal resis-
tances
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mainly silicon (Si) and silicon dioxide (SiO2) as illustrated in Fig. 4.3. There are more
materials present in contemporary designs; however, this investigation keeps materials to
a minimum. We will discuss scalability based on experimental results found in the next
chapter.
The experiments performed in one dimension were on a few different configurations.
If we look back and see the three examples explored in Fig. 4.1, we see a solid medium
and two different cases of stacked media. For the studies performed in one dimension, we
show that the thermal resistance analogy produces what you would expect to see from the
three different configurations shown in Fig. 4.1. This section was for a general proof of
concept and to show that the linear approximations are indeed valid.
Because the nature of an electrical analogy is a linear approximation, we show that
the single medium material produces a smooth linear curve 4.2a as Ohm’s Law depicts
with V = IR. And furthermore, the series configuration produces a continuous piece-
wise linear representation as one would expect to see from a series of resistors connected
together 4.2b. Lastly, the parallel configuration shows again a continuous linear curve
but also smooth as one would expect from a parallel combination of resistances – an Req
representation 4.2c. The results described are shown in Fig. 4.2 to confirm the validity
of the abstraction in one dimension. Although no implementation was done with one
dimension, the experiments were performed in COMSOL to validate the abstraction in one
dimension.
Figure 4.3: Waveguide profile
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4.1.2 Analysis in Two Dimensions
As we extend this analogy to a second spatial dimension, heat flow can be analyzed
in two dimensions (R2). We now see that heat flow can be analyzed in the xy plane. In
this case, the heat transfer resistances form a network over the entire domain as shown in
Fig. 4.4. While this is a linear approximation, such a model abstraction suffices as we are
mostly interested in the temperature at the intersections of the lattice structure.
Based on the finite-difference method, we can formulate the steady-state approxima-
tion for the interior nodes using the 5-point finite difference discretization. An equation
is formulated for each node and solved iteratively for the temperatures throughout the
media. Designating our node of interest with the subscript xy and the adjoining nodes
(a) Single medium
(b) Series media (c) Parallel media
Figure 4.4: 2D thermal resistance examples
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with subscript ij where each surrounding node falls into the set S := {(x± 1, y), (x, y± 1)},
we have a general-conduction node situation shown in Fig. 3.5. At steady state, the net








where qij is the heat delivered to node ij by heat generation, radiation, etc. The heat
we expect to see delivered to certain nodes around the boundaries will be around 80−
100 W/cm2 as in the Pentium 4 processor [71]. The Rij→xy can take the form of convection
boundaries, internal conduction, etc. To express the overall effect of convection, we use
Newton’s law of cooling:
q = hA(Tedge − T∞) (4.5)
Here the heat-transfer rate is related to the overall temperature difference between the
domain edge and the medium (possibly air) and the surface area A. The quantity h is called
the convection heat-transfer coefficient and Eqn. (4.5) is the defining equation. An analytical
calculation of h may be made for some systems. However, for more complex situations, it
must be determined experimentally. The heat-transfer coefficient is sometimes called the
film conductance because of its relation to the conduction process between a layer of fluid
on a material. From Eqn. (4.5), we note that the units of h are in W/m2K when the heat
flow is in watts.
Typical values to expect for the conditions we see are h = 5− 25 W/(m2K) for free con-
vection of Air and h = 50− 150 W/(m2K) for an optimized heat sink with fans (Fig. 4.5)
typically found in a desktop computer [72]. Table 4.1 sums up the relevant nodal represen-
Figure 4.5: Example heat sink
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Table 4.1: 2D resistive boundary conditions for illustrated examples




























tations of resistances and the modifications that are necessary for convection boundaries
[66] and illustrations.
Using MATLAB, the 2D-FDM method was implemented and the results can be seen in
Fig. 4.6 for series and parallel configurations. The results are as expected – both simula-
tions use the same boundary temperature. Si has a higher thermal conductivity then that
of SiO2, creating a path for heat to flow.
In the two-dimensional implementation, a ring resonator was also simulated with a
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(a) FDTD - series media (b) FDTD - parallel media
Figure 4.6: Implementation of 2D FDM
footprint of 10µm× 10µm. The results can be seen in Fig. 4.7b. As the behavior of the pre-
vious experiment shows, we see the ring conducting more heat due to its Si composition.
4.1.3 Analysis in Three Dimensions
Extending the electrical analogy into the third spatial dimension, heat flow is analyzed
in three-dimensional space (R3). The heat transfer resistances are networked over the
entire spatial domain as seen in Fig. 4.8. The connections along the z-axis do have resistors,
between nodes, but for visual simplicity they have been omitted. Again, because this is a
linear approximation, we are only interested in the temperature at the nodes, as in the one-
and two-dimension cases.
This formulation is similar to the two-dimensional expression. However, each node
(a) Applied gradient (b) Simulation result



























Figure 4.8: 3D thermal resistance example
now has six neighbors, a positive and a negative step for each dimension. The representation















S ∈ {(x± 1, y, z), (x, y± 1, z), (x, y, z± 1)} (4.7)
where qijk is the heat flux delivered to node ijk by heat generation, radiation, etc. There
are also resistance modifications to account for convection boundary conditions as in the
two-dimensional case. These nodal resistances and the modifications necessary for the
convection boundary nodes are defined and illustrated in Table 4.2.
Using MATLAB, the 3D-FDM method was implemented to simulate a ring resonator
with a footprint of 10µm× 10µm; the results can be seen in Fig. 4.9. This simulation used
hair = 25 W/m2K as the boundary conditions around the sides to represent free flowing
air. We use hsink = 150 W/m2K as the condition on the top of the device to represent a heat
sink (Fig. 4.5) and rectangular hot-spots with qspot = 100 W/cm2 representing the typical
power density of some modern processors [71].
The outlined region indicates the Si ring and waveguides while the other area indicated
the SiO2 cladding. Again, because of Si’s higher thermal conductivity than that of SiO2,
the Si region conducts heat better than SiO2 when a source is present under both materials
unless well insulated by SiO2. In Fig 4.9, we can see the heat becomes more concentrated
around the Si of the waveguide rather than in the surrounding SiO2 cladding as in previ-
ous examples. However, the intensity of heat is different here because we have boundary
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Table 4.2: 3D resistive boundary conditions for illustrated examples






















































Figure 4.9: 3D FDM - ring resonator example
conditions above and below on the z-axis. The outlined structure of Layer 2 is larger than
that of Layer 3 because of the inherent nature of the ridge waveguide’s structure (Fig. 4.3).
In this case, we see a swing of 45 K. We find in literature that typical temperature swings
with qsource = 80− 100 W/cm2 are equivalent to about 50 K [71]. This shows us that the
sources are radiating heat to expected values.
The intended purpose of this thesis is to develop a thermal characterization abstraction for
integrated optoelectronics. We are interested in this subject due to the cumbersome nature of
simulating full-scale simulations and device dependency on temperature. We can do this
because temperature is a continuous variable, and intermediate temperatures are found by
applying the resistance equations over a domain of cuboid networked resistances. Once
the temperatures are known at the interfaces, the coupling problem of heat transfer (Eqn.
(3.22)) has effectively has been simplified.
An important aspect of this thesis is to achieve accuracy with minimal discretization.
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To validate the accuracy of the model, each experiment should be compared to a full-scale
simulation. However, the CAD technology to support such a simulation is not available at
this point in time. A design flow to import a GDSII file into a physics modeling software
and perform heat conduction studies is as yet unavailable.
4.2 Application to an Optical Layout
Given a photonic layout in GDSII format, as depicted in Fig. 4.10a, and an external
thermal gradient, as in Fig. 4.10b with dimensions relative to the layout, we can partition
our system into a resistive network. As previously shown in Fig. 4.8, we construct this
matrix based on the thermal conductivity composition of each cuboid block. Again, our
goal is to estimate the effect of the gradient on individual devices within the layout. We
need to have a resolution at least an order of magnitude higher than that of the devices
themselves to be able to characterize their operation and even more fine for a more accurate
representation of the layouts structure. For the rest of the simulations, we will maintain a
resolution of the width of a waveguide, ∼ 500 nm.
An integrated layout is more complex then the examples demonstrated previously in
this section. We only imported the silicon layer into MATLAB and inferred the rest of the
area was SiO2 to keep the examples simple enough to understand the results. A resolution
of ∼ 500 nm is accurate to depict all the waveguides in the design. The ring simulated for
(a) Optical four-bit adder design layout (b) Thermal gradient
Figure 4.10: Optical layout and applied thermal gradient
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the three-dimensional example in the previous section is the basic building block of most
optical NoC designs – as discussed in a previous section, optical NoCs are the architecture
of interest. Although the layout in Fig. 4.10a is not an optical NoC, it closely resembles
the structure of one and can be used to represent one for experimental purposes. The
structure of an optical NoC consists of row and column oriented ring resonators much like
those found in this design.
Given that we can determine the ratio of Si to SiO2 in any square element of our
discretization, we can estimate the materials thermal conductivity by weighting the sums
based on this ratio. For example, if we assume we have ∼ 30% of Si and ∼ 60% of SiO2
in the cuboid element of interest, we can compose keq as keq = 0.3 · kSi + 0.6 · kSiO2 where
the k’s are the thermal conductivities, respectively. While this may not be an accurate
continuous representation of the intermediate temperatures within this element, we have
discretized our model to only hold accurate in its approximations at the nodes of this
discretized representations.
4.2.1 Optical Layout in Two Dimensions
To emphasize the characteristic differences in implementation in two- and three- di-
mensions, we will first simulate heat flow using the two-dimensional modeling scheme.
Using an optical layout consisting of ring resonators and waveguides (Fig. 4.10a), we first
read the GDSII file and remove all layers except the Si and SiO2 layers. We then construct
our matrix of conductivity values corresponding to material composition as shown in Fig.
4.11b.
If we assume the block (outlined in Fig. 4.11a) as roughly ∼ 50 % Si and ∼ 50 % SiO2,
then we can construct our conductivity value for the region as 0.5 · kSi + 0.5 · kSiO2 . Further-
more, when composing the conductivity kthermal from point ij → kl, we will compute the
conductivity, again, as a percentage. However, this percentage will always be computed
using a 50/50 composition for this experiment – the distance to any neighbor node will be
the same, resulting in ∆L/2 traversal of each block where ∆L is the distance between any
two neighboring nodes.
Employing this matrix generation methodology on the layout in Fig. 4.10a, we extract
an approximation – the result is depicted in Fig. 4.11b. The darker area represents the
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(a) Conductivity region (b) Conductivity representation of layout
Figure 4.11: Conductivity examples
higher conductivity, Si, and the lighter area represents the lower conductivity, SiO2.
Simulating the layout using the FDM method described in the previous chapter and the
ADI algorithm, we reach the results depicted in Fig. 4.12. The only difference between this
simulation and the single ring simulation in Sec. 4.1.2 is that the resolution is higher here
(∼ 2 orders of magnitude) to be able to represent the small sized waveguides in the layout.
Using the gradient in Fig. 4.10b, the simulation is performed for the optical layout. The
results depicted in Fig. 4.12 show how heat conducts using a 2D model approximation. As
we can see, there is an ∼ 9 K swing in temperature. As noted in literature, this maximum
source value should produce ∼ 50 K swing in temperature. As the results of the previous
experiments in two dimensions, we can conclude that the 2D simulation is lacking valuable
information to produce normal results.
4.2.2 Optical Layout in Three Dimensions
Three-dimensional analysis depicts the most accurate representation of the actual be-
havior of the layouts because they are 3D and have boundary conditions on all sides.
In the two-dimensional case, accurate representations cannot be achieved because the
information about heat sinks and free convection below cannot be modeled. With the
added dimensions, we will be able to see how heat flows through and/or around the
different materials. We follow the same methodology as before, but now we have an added
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Figure 4.12: 2D-FDM heat conductance on optical layout
dimension. The matrix is generated on a layer-by-layer basis as depicted in Fig. 4.13.
We choose the layers such that they accurately represent the changing dimensions in
the z-direction. Due to the planar geometries found in contemporary CMOS manufac-
turing, we are able to do this easily. We imported the layers one-by-one to generate a
two-dimensional representation in matrix form for each layer and connect them together
by resistors – a node (ij) of one layer connects to the corresponding node (ij) on the next
layer.
Figure 4.13: Networking over the third spatial dimension
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Importing this layout into a 3D model proved to be challenging due to the limitations
of reading GDSII layouts into MATLAB without a technology file. Because not enough
information is contained in only the GDSII file, the dimensions of each layer are assumed.
Fig. 4.14 shows the contour map of the thermal conductivity of each layer in the 3D
simulation. The top and bottom layer are just constant because there are no other materials
other than SiO2.
The results of the 3D simulation for the layout are shown in Fig. 4.15. Again, we see
that silicon is taking the bulk of the flux due to its higher thermal conductivity. But as we
can see from the results, there is definitely an effect on some of the devices.
From the results shown in this chapter, we can see that heat does penetrate through the
layers of the layout and stress individual devices. From the data gathered here, we can see
that these devices need to be handled with special constraints while designing. Otherwise,
we may find that the impacted ring resonators will not function as anticipated or they
will consume more power than expected through constant active compensation. With this
Figure 4.14: 3D-thermal conductivity model
39
Figure 4.15: 3D-FDM heat conductance on optical layout
information in mind, what can be done about these devices? We will explore that idea in
more detail in the next chapter.
As noted in the results section, we have no way to confirm our results due to the lack
of tools to perform this coupled computation. Physics-based modeling software packages
cannot not successfully import a GDSII file format with optical devices. Current technology
will not render the optical design structures correctly because they are not standard CMOS
shapes.
CHAPTER 5
APPLICATION TO THERMAL AWARE
DESIGN
Chapter 3 shows that a thermal gradient influences the index of refraction, resulting
in modulation (Eqn. (3.14)). The resistive equivalence networks solved in Chapter 4 can
be directly translated into a refractive index change (Eqn. (3.26)). Applied to the optical
design flow, the problem has been reduced into a less complex computation. With this
information, we can influence the design flow through passive compensation techniques.
This was our objective; we wanted a method of finding temperature throughout the layout
for the purpose of compensation to mitigate the degree of thermal stress.
5.1 Compensation for Ring Resonators
Consider the reference ring resonator structure depicted in Fig. 5.1. This ring resonator
is a 4-port structure, enabling the ring to demultiplex light entering from the input-port
to the drop-port at the same resonant wavelength(s) as the 2-port ring; nonresonant wave-
lengths pass to the through-port. We define ne f f ,0 as the effective index of the waveguide
in the absence of a thermal variation, i.e. T = T0. A change in temperature ∆T results
in a change to the effective index due to the thermo-optic properties of the waveguide
materials, notably in the waveguide’s silicon guiding layer. This change in refractive
index, in turn, causes a change to the waveguide’s propagation constant. Let ne f f ,0 and
β∆T, respectively, denote the effective index and propagation constant in the presence of a
temperature change T = T0 + ∆T:
ne f f ,0
∣∣∣
∆T




The change in propagation constant causes the ring to shift out of resonance as gov-
erned by the resonance condition in Eqn. (3.20). This shift can be compensated in multiple
ways: 1) active compensation using external effects, such as heat, electric fields, etc., 2)
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Figure 5.1: Original uncompensated ring
material-level compensation, and 3) geometric changes to device or waveguide structure.
5.1.1 Active Compensation
Active compensation (tuning) utilizes external effects to change the optical properties
of materials. For SOI ring resonators, active tuning is usually implemented via micro-
heaters [73] — exploiting silicon’s relatively large thermo-optic coefficient of 1.86× 104/K.
Tuning can also be performed by using carrier injection, by applying a DC-bias to the ring
[74]. In all such active compensation methods, outside energy and feedback are required
to prevent resonance wavelength drift and offset.
Channel-remapping approaches [75] have been proposed as a means to reduce active
power. These approaches reassign WDM channels to different rings depending on their
perturbed resonance conditions and require active tuning power. The drawback to this
approach is that a larger number of rings are necessary to enable channel remapping, and
rings may conflict should their filtering response be similar.
5.1.2 Material-level Passive Compensation
Permanent compensation can be achieved by manipulating the optical properties of
a waveguide’s materials — i.e. “trimming.” Trimming is often performed by affecting
the waveguide’s cladding layer through stress or additional material layers [76, 77], or
by introducing materials that counteract the thermo-optic coefficient of silicon, such as
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polymers on narrowed waveguides [78]. Such methods require additional materials and
lithographic processes that increase the cost and complexity of fabrication. In addition,
materials such as polymers on narrowed waveguides can affect mode confinement, disal-
lowing sharp bends [62].
5.2 Geometric Compensation
Our emphasis is on manipulations to the geometry of the device or waveguide struc-
ture — geometric compensation. This is an attractive option because modifications to devices
can be performed without special process steps, materials, or relying on active compensa-
tion. For ring resonators, this involves changes to parameters such as the ring length, or
the profile-dimensions of the ring’s waveguide. Geometric compensation can be handled
through a change in radius (∆r) or through a change in the length (∆L) of a racetrack
resonator.
5.2.1 Compensation Using Ring Radius (rcomp)
The first compensation method involves changing the radius of the ring (r). This is
accomplished by changing the parameter (rcomp) in Fig. 5.2. Changes to rcomp are inversely
proportionate to the temperature-induced change to ne f f . Rearranging Eqn. (3.20) for a
Figure 5.2: Racetrack (ring) resonator
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ne f f ,∆T
− 1
ne f f ,0
)
(5.2)
We would like a value of ∆r that can be fabricated by existing semiconductor processes
(e.g. 22 µm) with a reasonable level of resolution. This implies a 2x factor in resolution —
∆r = 44 µm at 22 µm — to achieve a reasonable level of accuracy. In silicon photonic pro-
cesses, temperature-induced variations to ne f f are on order of the thermo-optic coefficient
of the guiding layer, in this case that of silicon (≈ 1.84× 10−4/K). When evaluating Eqn.
(5.2), this represents a very small differential quantity. For example, with an ne f f ,0 = 2.6250
and ∆T = 10 K at λ = 1550 µm, we have:
∆r =











m · 1550 µm
2pi
· (−2.668× 10−4) (5.4)
= m · (−65.8 nm) (5.5)
This implies a change in radius (r) required to compensate this ring is ∼ 65.8 nm. To
achieve a resolution on order of 44 µm, we must have m ≈ 700, implying a total ring length
700 · 1550 µm/2.6250 ≈ 413 µm. Though area is always a concern, a ring this size is not
especially large and can be easily fabricated. More important, however, the length of the
ring affects the ring’s spectral characteristics, notably its FSR. A ring of length 413 µm has
an FSR on order of:






4.63 · 413 µm (5.7)
≈ 1.3 µm (5.8)
where ng = 4.63 is the precalculated group index for the silicon waveguide profile in this
example1. An FSR of 1.3 µm is exceptionally small for many applications such as WDM,
which require greater spacing between drop wavelengths. Therefore, using only radial
length compensation is not a feasible option, but a combination of length or a racetrack
and change in radial length is another option.
1An SOI rib waveguide of dimensions w = 400 µm and h = 180 µm
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5.2.2 Compensation Using Racetrack Length (Lcomp)
Consider the racetrack (ring) resonator depicted in Fig. 5.2. The racetrack structure is
designed to be equivalent to that of Fig. 5.1 in terms of its resonant wavelength λ and total
ring length L. The structure, however, incorporates two compensation regions of length




satisfies Eqn. (3.20). By varying the parameter
Lcomp, facilitating a ring-length change, we can compensate for changes in refractive index.











where dn/dT is the thermo-optic coefficient of the waveguide structure, which is on the






ne f f ,0 + dndT∆T
) − pircomp (5.10)
From Eqn. (5.10) we wish to determine the change in Lcomp as a function of temperature





ne f f ,0 + dndT∆T








ne f f ,0 + dndT∆T
− 1
ne f f ,0
)
(5.12)
Eqn. (5.12) implies that values of ∆T produce small differential quantities, and likewise
small changes to ∆Lcomp; however, these variations can be multiplied in effect by increasing
the ring length through parameter m. For example, consider a ring resonator constructed
using a waveguide with dimensions 400 nm× 180 nm, with ne f f ,0 = 1.9065 at the resonant
wavelength λ0 = 1550 nm. If this waveguide undergoes a change in temperature ∆T =
10 K, we have:
∆L =










= m · (−0.39620 nm) (5.14)
The effect of the temperature change is therefore so small that ring length must amplify
its effects in order for compensation to be effective. If we assume the lithographic process
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can fabricate features on the order of ≈ 10 nm, the minimum value of m is ≈ 25, implying
L ≈ 20.3 nm, for compensation at relatively coarse 10 K increments.
Modifying the ring length does have drawbacks. Ensuring precision requires that L
must have a minimum length, possibly impacting ring specifications such as FSR, which is
inversely proportional to L. Also, in changing the length of the ring, the dimensions of the




Integrated optics will be leveraged in hybrid optoelectronic systems, especially for
optical communication networks. Electronic switching may create thermal hot-spots that
will interact with the optical substrate, producing a thermal gradient. Optical devices such
as ring resonators, used in many optical network architectures, are extremely sensitive to
temperature-induced changes in refractive index. This causes their resonant wavelength
to shift out of spec, affecting their designed operation.
To overcome this problem, we present a thermal aware characterization abstraction – an
approximation model for estimating temperature at any given placement on an optical
layer. We also provide a template for physical resynthesis, using thermal characterization
data, that exploits perturbation theory applied to waveguide geometry modifications. We
provide an automated approach that analyzes simulated data over an uncompensated
ring, and derive redesign parameters to enable and achieve passive thermal compensation.
Overall, using this thermal characterization, we have demonstrated that optical design
can be taken from the behavioral level to the physical level within an automated frame-
work. We present abstract characterization methods for modeling heat flow and prepare
resynthesis techniques for passive compensation enabling integration into hybrid systems.
Our techniques are applied to our own designs and we fabricated a silicon photonic design
which is the subject of experiments. Design automation for integrated optics is therefore
feasible and a necessary step in the development of the technology and its applications.
6.1 Future Work
This work has addressed one of the many problems to be addressed in design automa-
tion for integrated optics. Tremendous opportunities abound in future research in this area,
enabling integrated optics to reach its full potential as a communications and computation
technology. Areas of future work include: Development of tools for thermal computation
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on the fly, Thermal-Aware Placement and Routing, and Prediction of External Gradients.
6.1.1 Tool Development
As integrated optics technology advances, the demand for automation increases. Tool
development for on-the-fly thermal computations is an important requirement to the de-
sign automation tool flow – architectural, physical, circuit, and device design. Most areas of tool
development will require the integration of a thermal component. Designing a tool that
can read GDSII files directly and convert them to usable models will be necessary. Numer-
ical studies stressed by external gradients can then be performed to provide valuable data
on system level integrity.
6.1.2 Thermal-Aware Placement and Routing
While this thesis has demonstrated the use of EDA-style methodologies and made con-
tributions at the thermal characterization level, optical device placement and global rout-
ing is a problem that requires a significant amount of further research. More importantly,
thermal constraints must be incorporated into the placement and routing models. There
has been substantial research in the VLSI domain on thermal-aware placement; however,
the integrated optics problem is different. The thermally-aware placement problem for
VLSI optimizes a layout to evenly spread out the heat sources as a means to mitigate
temperature hot-spots. In integrated optics, however, heat sources are generally external,
affecting the optics layers and creating integration challenges. Though we have proposed
solutions for thermal compensation of presynthesized devices, the thermal characterization
proposed here needs to be incorporated into the placement and routing methods models
themselves. With such constraints in place, force-directed and other analytical methods
would be well suited for such an approach.
6.1.3 External Thermal Gradient Prediction
Thermal-aware placement and compensation approaches also require prediction mod-
els for external electrically produced thermal gradients. Though such analysis will depend
on circuit activity, the material composition of devices and interconnect regions will play
an important role in the thermal model. Drawing inspirations from congestion-based
analysis during routing [79], we believe there is great potential to exploit this information
48
to general thermal maps. These in turn can help guide optical placement when using
techniques such as simulated annealing and force-directing.
6.1.4 Uncertainty Quantification Integration
Advances in silicon photonics are enabling hybrid integration of optoelectronic circuits
alongside current CMOS technologies. To fully exploit the capability of this integration, it
is important to explore the effects of manufacturing uncertainty on optoelectronic devices
and systems. The sensitivity of optical components to geometric variation gives rise to
design challenges in Silicon On Insulator (SOI) optoelectronic technology. To improve the
capability of optical SOI designs, models need to be developed to address the uncertainty
quantification problems required to develop reliable systems.
In order to exploit the potential for system-level design optimization, compact models
addressing uncertainty quantification problem need to be developed. Uncertainty quan-
tification solvers within the flow of physical design automation tools for hybrid optoelec-
tronic technology could potentially enable device resynthesis and more reliable validation
at a system level. A reduced order model eliminating the need for full-scale Monte Carlo
or Neural Network simulations in the design process within contemporary CAD flow
when designing optoelectronic features will be necessary. Investigation into contemporary
models that are used for transistor-level uncertainty quantification is needed and an ap-
plication using those techniques with variation to the integration of optoelectronic design
into today’s physical design automation standards would be a next step.
It would be interesting to find out whether uncertainty in silicon photonics is really a
liability or could it be treated as an optimization resource in the CAD/synthesis flow. At a
high-level/behavior-level (i.e. ignoring low-level implementation challenges), there could
be scope to exploit uncertainty in design (e.g. design of physically unclonable functions
(PUFs) as security primitives). At this point, it would be hard to determine if this will
translate easily at the physical design level but is something to consider.
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